sheat (8)

Computer Architecture

Sheet (8)


- 5.1 Give a block diagram similar to the one in Figure 5.10 for a 8M \times 32 memory using 512K \times 8 memory chips.
- 5.4 Consider a main memory constructed with SDRAM chips that have timing requirements depicted in Figure 5.9, except that the burst length is 8. Assume that 32 bits of data are transferred in parallel. If a 133-MHz clock is used, how much time does it take to transfer:
 - (a) 32 bytes of data
 - (b) 64 bytes of data

What is the latency in each case?

- 5.5 Criticize the following statement: "Using a faster processor chip results in a corresponding increase in performance of a computer even if the main memory speed remains the same."
 - 5.9 A block-set-associative cache consists of a total of 64 blocks divided into 4-block sets. The main memory contains 4096 blocks, each consisting of 128 words.
 - (a) How many bits are there in a main memory address?
 - (b) How many bits are there in each of the TAG, SET, and WORD fields?
 - 5.10 A computer system has a main memory consisting of 1M 16-bit words. It also has a 4K-word cache organized in the block-set-associative manner, with 4 blocks per set and 64 words per block.
 - (a) Calculate the number of bits in each of the TAG, SET, and WORD fields of the main memory address format.
 - (b) Assume that the cache is initially empty. Suppose that the processor fetches 4352 words from locations 0, 1, 2, ..., 4351, in that order. It then repeats this fetch sequence nine more times. If the cache is 10 times faster than the main memory, estimate the improvement factor resulting from the use of the cache. Assume that the LRU algorithm is used for block replacement.

- 5.15 How might the value of k in the interleaved memory system of Figure 5.25b influence block size in the design of a cache memory to be used with the system?
- 5.16 In many computers the cache block size is in the range of 32 to 128 bytes. What would be the main advantages and disadvantages of making the size of cache blocks larger or smaller?
- 5.17 Consider the effectiveness of interleaving with respect to the size of cache blocks. Using calculations similar to those in Section 5.6.2, estimate the performance improvement for block sizes of 16, 8, and 4 words. Assume that all words loaded into the cache are accessed by the processor at least once.

reast once.



Burst read of length syncho by dock 5.4 rewalters address RAS 2dak Colulista acololrese C/45 =0 Dala 3 cycles Burst read of length 8 32 bit løje word 5 to co total Read data (Band width) (a) When we theed to transfer 32 byte = 32 by-les laterly time = 5 clack cycles * Ti 60 Latenly time = 5 x 1 33×106 = 28 MSec rtotal time nood = 13 * Ti = 13 * 138 110 totransfer 32 byte

6 to transfer 64 bytes Latency time = 2 x latency time' (32 bytes) = 2 x 38 Msec

total time = 2x total time 32byle = 2x 98 nsec= 196 npec

5,5

Afaster processor chip will result in increasing performance; but the amount of increase will not be directly proportional to increase in processor speed, because cache miss pencelty will remain the Same if the main memory speed is not improved.

Processor word cache Block MM page V-M

[5.9]

Cache

of cache blocks=64=2

22 Ablocks - D1 set

2 block -> ? set

of sets in cache= 2 = 2

= 16

Main memory


of block in M.M = 4096 = 12.

1 block - DR8 word=2


main Memory address Tag set. vacrd = 19 bit address - D I black > Eword > Hof Sets in Cache (4) J # of block M.M.
#of ache = 2/2
2.4 = 28 blockin M.M. s.

15.10 (cache cache 1 M > 16 bit word 4K word 4 blocks = 1 Set 2=64 word 4x word = 19th rock 64 more - 1 block # of blocks in Cache + 4x # of block to MM IM 30 24 华叶 2 block - 1 set in chacke # of block in cache 25 Block / word. -01610ck-10142mond 220 Bushy 14

Beache 12 in chache WOYCH



of the cache should be at least as large as 2^k, in order to take full advantages of multiple module memory when transfring a black between the cache and the main memory



Memory Interfeaving
Modules gir. Le Block It airbit (words) visis
words room of how Block

Solid is noted) (Module)

(Block) I Light words are only the in the

5.16

De Large Size cache Block advantages:

6) fewer misses if most of the data in the block are actually used.

Disadvantage 15-

Wasteful if much of the data are not used before the Cache block is ejected from the cache.

1 Small Size black cache 3-

- More misses

Block is plus of the cache is Block size for 13)

Block is plus role (i hall rect to 13) fewer and plus of it is cache) is plush plush all of order experiences and in the liep of it is a trivial reversion of (Block) or (Block) are soft

Time without cache = 41.04 x 25 xti-= 101 Tie cycle time for black size | worders address my DBR Time without effectioness - Time without cadre 4.04 time with cache total time without Int = 1+8+(7*4)+1= 8 word Blocks-M=1+8++++=17 cycles to brought, 8-word Blacks M=2x17=34 cycles Offectioness = Time without cache = 3.3 201 Time with cache L32 Words:- Time with cache fotal time with = 1+8+4+4+4+4+4+4+4 1 =17

